Please use this identifier to cite or link to this item:
https://elib.vku.udn.vn/handle/123456789/3308
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Duong, Huu Ai | - |
dc.contributor.author | Vuong, Cong Dat | - |
dc.contributor.author | Luong, Khanh Ty | - |
dc.contributor.author | Le, Viet Truong | - |
dc.date.accessioned | 2023-12-08T07:00:27Z | - |
dc.date.available | 2023-12-08T07:00:27Z | - |
dc.date.issued | 2023-12 | - |
dc.identifier.issn | 2502-4752 | - |
dc.identifier.uri | http://doi.org/10.11591/ijeecs.v32.i3.pp1378-1383 | - |
dc.identifier.uri | http://elib.vku.udn.vn/handle/123456789/3308 | - |
dc.description | Indonesian Journal of Electrical Engineering and Computer Science; Vol. 32, No. 3; pp. 1378~1383 | vi_VN |
dc.description.abstract | Field programmable gate array (FPGA) is an integrated circuit consisting of internal hardware blocks with programmable link connections for users to customize operations for a particular application. Link connections can be easily reprogrammed, allowing the FPGA to adapt to changes to the design or even support a new application throughout the department's uptime. One of the important tasks in image processing is image edge detection image, with computer aided, image recognition is concerned with the recognition and classification of objects in an image, so edge detection is an important tool. In this paper, we design filter for edge detection in image processing using FPGA kit. We analysis and implementation of algorithm for image processing on FPGA, load the code and run the results. Comparative analysis with images processed by MATLAB software. | vi_VN |
dc.language.iso | en | vi_VN |
dc.publisher | Indonesian Journal of Electrical Engineering and Computer Science | vi_VN |
dc.subject | Algorithm for image processing | vi_VN |
dc.subject | Design filter | vi_VN |
dc.subject | Field-programmable gate array | vi_VN |
dc.subject | Image edge detection | vi_VN |
dc.subject | Image processing | vi_VN |
dc.title | Field programmable gate array implementation of edge detection system based on an improved sobel edge detector | vi_VN |
dc.type | Working Paper | vi_VN |
Appears in Collections: | NĂM 2023 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.