Please use this identifier to cite or link to this item:
https://elib.vku.udn.vn/handle/123456789/7698Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Nguyen, Dang An | - |
| dc.contributor.author | Vuong, Cong Dat | - |
| dc.contributor.author | Do, Danh Cuong | - |
| dc.contributor.author | Nguyen, Van Dinh | - |
| dc.date.accessioned | 2026-09-10T08:46:06Z | - |
| dc.date.available | 2026-09-10T08:46:06Z | - |
| dc.date.issued | 2026-03 | - |
| dc.identifier.issn | 2169-3536 | - |
| dc.identifier.uri | https://doi.org/10.1109/ACCESS.2026.3676131 | - |
| dc.identifier.uri | https://elib.vku.udn.vn/handle/123456789/7698 | - |
| dc.description | IEEE Access; Vol 14; pp: 48050-48057 | vi_VN |
| dc.description.abstract | A novel load structure is proposed for designing an inverse class-F (class F−1) power amplifier (PA) with compact size and high power added efficiency (PAE). The proposed load network is implemented entirely with six transmission lines (TLs) and integrates all of main functions: class F−1 harmonic control, biasing, and fundamental output matching in one which typically operate in separate networks in the conventional topologies. The TL parameters of constituent elements are extracted based on derived analytical equations aided by load-pull measurements which tolerate the parasitic effects of a packaged transistor, and then neither extra parasitic compensator nor time-inefficient tuning mechanism is required while both optimal harmonic and fundamental conditions are met. As a result, compact and low insertion loss class F−1 PA is realized. With this design methodology, the implemented PA can exhibits a state-of-the-art performance at 920 MHz with a measured peak PAE of 85.6%, corresponding to gain of 14.7 dB, and output power of 39.7 dBm, and a miniature size of 0.21λ×0.20λ . | vi_VN |
| dc.language.iso | en | vi_VN |
| dc.publisher | IEEE | vi_VN |
| dc.subject | Class F−¹ PAs | vi_VN |
| dc.subject | integrated matching networks | vi_VN |
| dc.subject | load-pull simulation | vi_VN |
| dc.subject | packaged GaN HEMT | vi_VN |
| dc.subject | harmonic control | vi_VN |
| dc.subject | stability | vi_VN |
| dc.title | A Parasitic-Tolerated Design of Compact Inverse Class-F GaN HEMT Power Amplifier With Integrated Matching Network | vi_VN |
| dc.type | Working Paper | vi_VN |
| Appears in Collections: | NĂM 2026 | |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.